

## LC<sup>2</sup>MOS μP-Compatible 14-Bit DAC

AD7538

#### **FEATURES**

All Grades 14-Bit Monotonic Over the Full Temperature Range

Low Cost 14-Bit Upgrade for 12-Bit Systems 14-Bit Parallel Load with Double Buffered Inputs Small 24-Pin, 0.3" DIP and SOIC Low Output Leakage (<20 nA) Over the Full Temperature Range

#### **APPLICATIONS**

Microprocessor Based Control Systems
Digital Audio
Precision Servo Control
Control and Measurement in High Temperature
Environments

#### **GENERAL DESCRIPTION**


The AD7538 is a 14-bit monolithic CM OS D/A converter which uses laser trimmed thin-film resistors to achieve excellent linearity.

The DAC is loaded by a single 14-bit wide word using standard C hip Select and M emory Write L ogic. Double buffering, which is optional using  $\overline{LDAC}$ , allows simultaneous update in a system containing multiple AD 7538s.

A novel low leakage configuration (U.S. Patent No. 4,590,456) enables the AD 7538 to exhibit excellent output leakage current characteristics over the specified temperature range.

The AD 7538 is manufactured using the Linear Compatible CMOS (LC $^2$ MOS) process. It is speed compatible with most microprocessors and accepts TTL or CMOS logic level inputs.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PRODUCT HIGHLIGHTS

- 1. Guaranteed Monotonicity
  The AD 7538 is guaranteed monotonic to 14-bits over the full temperature range for all grades.
- Low Cost The AD 7538, with its 14-bit dynamic range, affords a low cost solution for 12-bit system upgrades.
- 3. Small Package Size
  The AD 7538 is packaged in a small 24-pin, 0.3" DIP and a 24-pin SOIC.
- 4. Low Output Leakage By tying  $V_{SS}$  (Pin 24) to a negative voltage, it is possible to achieve a low output leakage current at high temperatures.
- 5. Wide Power Supply Tolerance The device operates on a +12 V to +15 V  $V_{DD}$ , with a  $\pm 5\%$  tolerance on this nominal figure. All specifications are guaranteed over this range.

#### REV. A

## 

Parameter	J, K Versions	A, B Versions	S Version	T Version	Units	Test Conditions/Comments
ACCURACY						
R esolution	14	14	14	14	Bits	
Relative Accuracy	±2	±1	±2	±1	LSB max	All Grades Guaranteed Monotonic
Differential Nonlinearity	±1	±1	±1	±1	LSB max	Over Temperature.
Full-Scale Error						M easured U sing Internal R <sub>FB</sub> DAC
+25°C	±4	±4	±4	±4	LSB max	Registers Loaded with All 1s.
T <sub>MIN</sub> to T <sub>MAX</sub>	±8	±5	±10	±6	LSB max	_
G ain T emperature C oefficient <sup>3</sup> ;						
$\Delta G$ ain/ $\Delta T$ emperature	±2	±2	±2	±2	ppm/°C typ	
Output Leakage Current I <sub>OUT</sub> (Pin 3)						
+25°C	±5	±5	±5	±5	nA max	All Digital Inputs 0 V
T <sub>MIN</sub> to T <sub>MAX</sub>	±10	±10	±20	±20	nA max	V <sub>SS</sub> = -300 mV
T <sub>MIN</sub> to T <sub>MAX</sub>	±25	±25	±150	±150	nA max	$V_{SS} = 0 V$
REFERENCE IN PUT						
Input Resistance, Pin 1	3.5	3.5	3.5	3.5	kΩ min	Typical Input Resistance = 6 kΩ
·	10	10	10	10	kΩ max	
DIGITAL INPUTS						
V <sub>IH</sub> (Input High Voltage)	2.4	2.4	2.4	2.4	V min	
V <sub>II</sub> (Input Low Voltage)	0.8	0.8	0.8	0.8	V max	
I <sub>IN</sub> (Input Current)						
+25°C	±1	±1	±1	±1	μA max	$V_{IN} = 0 \text{ V or } V_{DD}$
T <sub>MIN</sub> to T <sub>MAX</sub>	±10	±10	±10	±10	μA max	
C <sub>IN</sub> (Input Capacitance) <sup>3</sup>	7	7	7	7	pF max	
POWER SUPPLY						
V <sub>DD</sub> Range	11.4/15.75	11.4/15.75	11.4/15.75	11.4/15.75	V min/V max	Specification Guaranteed Over
V <sub>SS</sub> Range	-200/-500	-200/-500	-200/-500	-200/-500	mV min/mV max	This Range
I <sub>DD</sub>	4	4	4	4	mA max	All Digital Inputs V <sub>II</sub> or V <sub>IH</sub>
	500	500	500	500	μA max	All Digital Inputs 0 V or VDD

# These characteristics are included for Design Guidance only and are not subject to test. ( $V_{DD} = +11.4 \text{ V to } +15.75 \text{ V}$ , $V_{REF} = +10 \text{ V}$ , $V_{PIN3} = V_{PIN4} = 0 \text{ V}$ , $V_{SS} = 0 \text{ V or } -300 \text{ mV}$ , Output Amplifier is AD711 except where noted.)

Parameter	T <sub>A</sub> = +2!	$5^{\circ}CT_A = T_{MIN}, T_{MAX}$	Units	Test Conditions/Comments
Output Current Settling Time	1.5		μs max	To 0.003% of Full-Scale Range. $I_{OUT}$ Load= 100 $\Omega$ , $C_{EXT}$ = 13 pF. DAC Register Alternately Loaded with All 1s and All 0s. Typical Value of Settling Time Is 0.8 μs.
Digital to Analog Glitch Impulse	20		nV-sec typ	M easured with $V_{REF} = 0 \text{ V. } I_{OUT} \text{ L oad}$ = 100 $\Omega$ , $C_{EXT} = 13 \text{ pF. DAC Register}$ Alternately Loaded with All 1s and All 0s.
M ultiplying Feedthrough Error	3	5	mV p-p typ	$V_{REF} = \pm 10 \text{ V}$ , 10 kH z Sine W ave DAC Register L oaded with All 0s.
Power Supply Rejection				
∆G ain/∆V <sub>D D</sub>	$\pm 0.01$	±0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
Output Capacitance				
С <sub>оит</sub> (Pin 3)	260	260	pF max	DAC Register Loaded with All 1s
C <sub>OUT</sub> (Pin 3) Output Noise Voltage Density	130	130	pF max	DAC Register Loaded with All 0s
(10 Hz-100 kHz)	15		nV√ <del>Hz</del> typ	M easured Between $R_{\text{FB}}$ and $I_{\text{OUT}}$

NOTES

T emperature range as follows: J, K Versions: 0°C to +70°C

A, B Versions: -25°C to +85°C S, T Versions: -55°C to +125°C

<sup>2</sup>Specifications are guaranteed for a  $V_{DD}$  of +11.4 V to +15.75 V. At  $V_{DD}$  = 5 V, the device is fully functional with degraded specifications.

<sup>3</sup>Sample tested to ensure compliance.

Specifications subject to change without notice.

-2- REV. A

## TMING CHARACTERISTICS $^1$ ( $V_{DD} = +11.4 \text{ V to } +15.75 \text{ V}$ , $V_{REF} = +10 \text{ V}$ , $V_{PIN3} = V_{PIN4} = 0 \text{ V}$ , $V_{SS} = 0 \text{ V or } -300 \text{ mV}$ . All specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted. See Figure 1 for Timing Diagram.)

Parameter	Limit at T <sub>A</sub> = +25°C	Limit at $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $T_A = -25^{\circ}C \text{ to } +85^{\circ}C$	Limit at T <sub>A</sub> = -55°C to +125°C	Units	Test Conditions/Comments
$\overline{t_1}$	0	0	0	ns min	CS to WR Setup Time
t <sub>2</sub>	0	0	0	ns min	$\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ Hold Time
t <sub>3</sub>	170	200	240	ns min	LDAC Pulse Width
$t_4$	170	200	240	ns min	Write Pulse Width
t <sub>5</sub>	140	160	180	ns min	D ata Setup T ime
t <sub>6</sub>	20	20	30	ns min	Data Hold Time

NOTES

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

 $(T_A = +25$ °C unless otherwise stated)

- 15		
V <sub>DD</sub> (Pin 23) to DGND		0.3 V, +17 V
V <sub>SS</sub> (Pin 24) to AGND		15 V, +0.3 V
V <sub>REF</sub> (Pin 1) to AGND		±25 V
$V_{RFB}$ (Pin 2) to AGND		±25 V
Digital Input Voltage (P	ins 6-22)	
to DGND		$-0.3 \text{ V}, \text{ V}_{\text{DD}} + 0.3 \text{ V}$
$V_{PIN3}$ to DGND		$-0.3 \text{ V}, \text{ V}_{\text{DD}} + 0.3 \text{ V}$
AGND to DGND		$-0.3 \text{ V}, \text{ V}_{\text{DD}} + 0.3 \text{ V}$
Power Dissipation (Any	Package)	
T o +75°C		1000 mW
D erates Above +75°C		10 mW/°C

Operating T emperature Range


Commercial (J, K Versions)	0°C to +70°C
Industrial (A, B Versions)	25°C to +85°C
Extended (S, T Versions)	55°C to +125°C
Storage Temperature	65°C to +150°C
Lead Temperature (Soldering, 10 sec)	+300°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7538 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.






#### NOTES

- 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURES FROM 10% TO 90% OF +5V.  $t_r\!=\!t_i\!=\!20\text{ns}$ .
- 2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{IH}+V_{IL}}{2}$
- 3. If  $\overline{\text{LDAC}}$  IS ACTIVATED PRIOR TO THE RISING EDGE OF  $\overline{\text{WR}}$ , THEN IT MUST STAY LOW FOR  $t_3$  or LONGER AFTER  $\overline{\text{WR}}$  GOES HIGH.

Figure 1. Timing Diagram

## PIN CONFIGURATION DIP, SOIC



 $<sup>^1</sup>$ T emperature range as follows: J, K Versions: 0°C to +70°C A, B Versions: -25°C to +85°C S, T Versions: -55°C to +125°C

#### AD7538

## TERMINOLOGY RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in L east Significant Bits or as a percentage of full-scale reading.

#### **DIFFERENTIAL NONLINEARITY**

Differential nonlinearity is the difference between the measured change and the ideal  $1\,L\,SB$  change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1\,L\,SB$  max over the operating temperature range ensures monotonicity.

#### **GAIN ERROR**

Gain error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed

in L east Significant Bits. Gain error is adjustable to zero with an external potentiometer.

#### **DIGITAL-TO-ANALOG GLITCH IMPULSE**

The amount of charge injected from the digital inputs to the analog output when the inputs change state is called Digital-to-Analog Glitch Impulse. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage. It is measured with  $V_{REF} = AGND$ .

#### **OUTPUT CAPACITANCE**

This is the capacitance from  $I_{OUT}$  to AGND.

#### **OUTPUT LEAKAGE CURRENT**

Output L eakage Current is current which appears at  $I_{\text{OUT}}$  with the DAC register loaded to all 0s.

#### **MULTIPLYING FEEDTHROUGH ERROR**

This is the ac error due to capacitive feedthrough from  $V_{REF}$  terminal to  $I_{OUT}$  with DAC register loaded to all zeros.

#### **ORDERING GUIDE**

Model	Temperature Range	Relative Accuracy	Full-Scale Error	Package Option*
AD 7538JN	0°C to +70°C	±2 LSB	±8 LSB	N -24
AD 7538K N	0°C to +70°C	±1 LSB	±4 LSB	N-24
AD 7538JR	0°C to +70°C	±2 LSB	±8 LSB	R-24
AD 7538K R	0°C to +70°C	±1 LSB	±4 LSB	R-24
AD 7538AQ	-25°C to +85°C	±2 LSB	±8 LSB	Q-24
AD 7538BQ	-25°C to +85°C	±1 LSB	±4 LSB	Q-24
AD 7538SQ	-55°C to +125°C	±2 LSB	±8 LSB	Q-24
AD 7538T Q	-55°C to +125°C	±1LSB	±4 LSB	Q-24

<sup>\*</sup>N = Plastic DIP; Q = Cerdip; R = SOIC.

#### PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Descrip	otion			
1 V <sub>REF</sub> Voltage Reference. 2 R <sub>FB</sub> Feedback Resistor. U sed to close the loop around an external op amp. 3 I <sub>OUT</sub> Current Output T erminal. 4 AGND Analog Ground 5 DGND Digital Ground 6-19 DB13-DB0 Data Inputs. Bit 13 (M SB) to Bit 0 (LSB). 20 LDAC Chip Select Input. Active LOW. 21 CS Asynchronous Load DAC Input. Active LOW. 22 WR Write Input. Active LOW.					LSB).	
		CS   LDAC   WR   OPERATION				
		0 1 0 1 X	1 0 0 1 1	0 X 0 X 1	Load Input Register. Load DAC Register from Input Register. Input and DAC Registers are Transparent. No Operation. No Operation.	
23 24	$V_{DD}$ $V_{SS}$	+12 V to Bias pin		erature Low	L eakage configuration. To implement low leakage ve voltage. See Figures 4 and 5 for recommended circuitry.	

-4- REV. A

#### D/A SECTION

Figure 2 shows a simplified circuit diagram for the AD 7538 D/A section. The three MSBs of the 14-bit D ata Word are decoded to drive the seven switches A-G. The 11 LSBs of the D ata Word consist of an R-2R ladder operated in a current steering configuration.

The R-2R ladder current is 1/8 of the total reference input current. 7/8 I flows in the parallel ladder structure. Switches A-G steer equally weighted currents between  $I_{OUT}$  and AGND.

Since the input resistance at  $V_{\text{REF}}$  is constant, it may be driven by a voltage source or a current source of positive or negative polarity.

#### **CIRCUIT INFORMATION**




Figure 2. Simplified Circuit Diagram for the AD7538 D/A Section

#### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 3 shows an equivalent circuit for the analog section of the AD 7538 D/A converter. The current source  $I_{\text{LEAKAGE}}$  is composed of surface and junction leakages. The resistor  $R_{\text{O}}$  denotes the equivalent output resistance of the DAC which varies with input code.  $C_{\text{OUT}}$  is the capacitance due to the current steering switches and varies from about 90 pF to 180 pF (typical values) depending upon the digital input.  $g(V_{\text{REF}},\,N)$  is the T hevenin equivalent voltage generator due to the reference input voltage,  $V_{\text{REF}}$ , and the transfer function of the DAC ladder, N.




Figure 3. AD7538 Equivalent Analog Output Circuit

#### **DIGITAL SECTION**

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 1 nA. To minimize power supply currents, it is recommended that the digital input voltages be driven as close as possible to 0 V and 5 V logic levels.

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 4 shows the circuit diagram for unipolar binary operation. With an ac input, the circuit performs 2 quadrant multiplication. The code table for Figure 4 is given in Table I.

C apacitor C1 provides phase compensation and helps prevent overshoot and ringing when high-speed op amps are used.




Figure 4. Unipolar Binary Operation

Table I. Unipolar Binary Code Table for AD 7538

Binary Number In DAC Register MSB LSB	Analog Output, V <sub>OUT</sub>
11 1111 1111 1111	$-V_{IN}\left(\frac{16383}{16384}\right)$
10 0000 0000 0000	$-V_{1N}\left(\frac{8192}{16384}\right) = -1/2V_{1N}$
00 0000 0000 0001	$-V_{IN}\left(\frac{1}{16384}\right)$
00 0000 0000 0000	0 V

REV. A -5-

#### **AD7538**

For zero offset adjustment, the DAC register is loaded with all 0s and amplifier offset ( $V_{OS}$ ) adjusted so that  $V_{OUT}$  is 0 V. Adjusting  $V_{OUT}$  to 0 V is not necessary in many applications, but it is recommended that  $V_{OS}$  be no greater than ( $25 \times 10^{-6}$ ) ( $V_{REF}$ ) to maintain specified DAC accuracy (see Applications Hints).

Full-scale trimming is accomplished by loading the DAC register with all 1s and adjusting R1 so that  $V_{\text{OUTA}} = -V_{\text{IN}}$  (16383/16384). For high temperature operation, resistors and potentiometers should have a low T emperature C oefficient. In many applications, because of the excellent Gain T.C. and Gain Error specifications of the AD 7538, Gain Error trimming is not necessary. In fixed reference applications, full scale can also be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

## BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

The recommended circuit diagram for bipolar operation is shown in Figure 5. Offset binary coding is used. The code table for Figure 5 is given in Table II.

With the DAC loaded to 10 0000 0000 0000, adjust R1 for  $V_0=0$  V. Alternatively, one can omit R1 and R2 and adjust the ratio of R5 and R6 for  $V_0=0$  V. Full-scale trimming can be accomplished by adjusting the amplitude of  $V_{\text{IN}}$  or by varying the value of R7.

The values given for R1, R2 are the minimum necessary to calibrate the system for resistors, R5, R6, R7 ratio matched to 0.1%. System linearity error is independent of resistor ratio matching and is affected by DAC linearity error only.

When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

For further information sec "CMOSDAC Application Guide", 3rd Edition, Publication Number G872b-8-1/89 available from Analog Devices.




Figure 5. Bipolar Operation

#### LOW LEAKAGE CONFIGURATION

For CM OS M ultiplying D/A converters, as the device is operated at higher temperatures, the output leakage current increases. For a 14-bit resolution system, this can be a significant source of error. The AD 7538 features a leakage reduction configuration (U.S. Patent No. 4,590,456) to keep the leakage current low over an extended temperature range. One may operate the device with or without this configuration. If  $V_{SS}$  (Pin 24) is tied to AG ND then the DAC will exhibit normal output leakage current at high temperatures. To use the low leakage facility,

Table II. Bipolar Code Table for Offset Binary Circuit of Figure 5.

Binary Number In DAC Register MSB LSB	Analog Output V <sub>ouT</sub>
11 1111 1111 1111	$+V_{1N}\left(\frac{8191}{8192}\right)$
10 0000 0000 0001	$+V_{IN}\left(\frac{1}{8192}\right)$
10 0000 0000 0000	0 V
01 1111 1111 1111	$-V_{1N}\left(\frac{1}{8192}\right)$
00 0000 0000 0000	$-V_{IN}\left(\frac{8191}{8192}\right)$

 $V_{SS}$  should be tied to a voltage of approximately -0.3~V as in Figures 4 and 5. A simple resistor divider (R3, R4) produces approximately -300~mV from -15~V. The capacitor C2 in parallel with R3 is an integral part of the low leakage configuration and must be 4.7  $\mu F$  or greater. Figure 6 is a plot of leakage current versus temperature for both conditions. It clearly shows the improvement gained by using the low leakage configuration.




Figure 6. Graph of Typical Leakage Current vs. Temperature for AD7538

#### **PROGRAMMABLE GAIN AMPLIFIER**

The circuit shown in Figure 7 provides a programmable gain amplifier (PGA). In it the DAC behaves as a programmable resistance and thus allows the circuit gain to be digitally controlled.




Figure 7. Programmable Gain Amplifier (PGA)

-6- REV. A

The transfer function of Figure 7 is:

$$G ain = \frac{V_{OUT}}{V_{IN}} = -\frac{R_{EQ}}{R_{FB}}$$
 (1)

 $R_{\,EQ}$  is the equivalent transfer impedance of the DAC from the  $V_{REF}$  pin to the  $I_{\,OUT}$  pin and can be expressed as

$$R_{EQ} = \frac{2^{n} R_{IN}}{N}$$
 (2)

Where: n is the resolution of the DAC

N is the DAC input code in decimal  $R_{IN}$  is the constant input impedance of the DAC ( $R_{IN} = R_{LAD}$ )

Substituting this expression into Equation 1 and assuming zero gain error for the DAC ( $R_{\text{IN}}=R_{\text{FB}}$ ) the transfer function simplifies to

$$\frac{V_{OUT}}{V_{IN}} = -\frac{2^n}{N} \tag{3}$$

The ratio  $N/2^n$  is commonly represented by the term D and, as such, is the fractional representation of the digital input word.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{-2^{n}}{N} = \frac{-1}{D}$$
 (4)

Equation 4 indicates that the gain of the circuit can be varied from 16,384 down to unity (actually 16,384/16,383) in 16,383 steps. The all 0s code is never applied. This avoids an openloop condition thereby saturating the amplifier. With the all 0s code excluded there remains  $2^n - 1$  possible input codes allowing a choice of  $2^n - 1$  output levels. In dB terms the dynamic range is

$$20 \log_{10} \frac{V_{OUT}}{V_{IN}} = 20 \log_{10} (2^{n} - 1) = 84 \text{ dB}.$$

#### **APPLICATION HINTS**

**Output Offset:** CM OS D/A converters in circuits such as Figures 4 and 5 exhibit a code dependent output resistance which in turn can cause a code dependent error voltage at the output of the amplifier. The maximum amplitude of this error, which adds to the D/A converter nonlinearity, depends on  $V_{OS}$ , where  $V_{OS}$  is the amplifier input offset voltage. To maintain specified accuracy with  $V_{REF}$  at  $10\ V$ , it is recommended that  $V_{OS}$  be no greater than  $0.25\ mV$ , or  $(25\times 10^{-6})\ (V_{REF})$ , over the temperature range of operation. The AD 711 is a suitable op amp. The op amp has a wide bandwidth and high slew rate and is recommended for ac and other applications requiring fast settling.

**General Ground Management:** Since the AD 7538 is specified for high accuracy, it is important to use a proper grounding technique. AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD 7538. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD 7538 AGND and DGND pins (1N 914 or equivalent).

#### MICROPROCESSOR INTERFACING

The AD7538 is designed for easy interfacing to 16-bit microprocessors and can be treated as a memory mapped peripheral. This reduces the amount of external logic needed for interfacing to a minimal.

#### **AD 7538-8086 INTERFACE**

Figure 8 shows the 8086 processor interface to a single device. In this setup the double buffering feature (using  $\overline{LDAC}$ ) of the DAC is not used. The 14-bit word is written to the DAC in one MOV instruction and the analog output responds immediately.




Figure 8. AD7538-8086 Interface Circuit

In a multiple DAC system the double buffering of the AD 7538 allows the user to simultaneously update all DACs. In Figure 9, a 14-bit word is loaded to the Input Registers of each of the DACs in sequence. Then, with one instruction to the appropriate address, CS4 (i.e., LDAC) is brought low, updating all the DACs simultaneously.




Figure 9. AD7538-8086 Interface: Multiple DAC System

REV. A -7-

#### AD7538

#### AD 7538-MC 68000 INTERFACE

Figure 10 shows the M C 68000 processor interface to a single device. In this setup the double buffering feature of the DAC is not used and the appropriate data is written into the DAC in one MOVE instruction.




Figure 10. AD7538-MC68000 Interface

#### **DIGITAL FEEDTHROUGH**

The digital inputs to the AD 7538 are directly connected to the

microprocessor bus in the preceding interface configurations. These inputs will be constantly changing even when the device is not selected. The high frequency logic activity on the bus can feed through the DAC package capacitance to show up as noise on the analog output. To minimize this Digital F eedthrough isolate the DAC from the noise source. Figure 11 shows an interface circuit which uses this technique. All data inputs are latched from the bus by the  $\overline{\rm CS}$  signal. One may also use other means, such as peripheral interface devices, to reduce the Digital Feedthrough.





Figure 11. AD7538 Interface Circuit Using Latches to Minimize Digital Feedthrough

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


-8-

#### 24-Pin Plastic Suffix (N)



- NOTES
  1. LEAD NO 1 IDENTIFIED BY DOT OR NOTCH.
  2. PLASTIC LEADS WILL BE EITHER SOLDER DIE
- 2. PLASTIC LEADS WILL BE EITHER SOLDER DIPPED OR TIN LEAD PLATED IN ACCORDANCE WITH MIL M-38510 REQUIREMENTS.

#### 24-Pin Cerdip (Suffix Q)



- 1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
- 2. CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REOUIREMENTS

REV. A